

Index


- accuracy, 15, 20, 32, 43
- alignment errors, 101
- backscattered electrons (BSEs), 109
- calibration, 7
- chip scaling, 79
- co-optimization hybrid
 - metrology, 138
- critical-dimension atomic force microscope (CD-AFM), 125–130, 134
- critical-dimension scanning electron microscope (CD-SEM), 1, 6, 11, 18, 42, 61, 79, 109–121, 143, 149
- diffraction-based overlay (DBO)
 - metrology, 104
- electron-based systems, 109
- ellipsometer, 94
- ellipsometry, 93
- fleet measurement precision (FMP), 24, 31, 35, 50, 52, 56, 58
- hybrid metrology (HM), 131
- IC process development and control, 89
- in situ* metrology, 80, 124
- industrial metrology, 2
- integrated metrology, 80, 100, 124
- linearity, 16, 22
- long-term stability, 19, 74
- Mandel analysis, 45, 47
- mask qualification, 141
- measurement process, 9, 113
- measurement system analysis (MSA), 31
- measurement system, 6, 9
- measurement uncertainties, 25, 27, 32, 44, 47, 71
- metrology, 1
- Moore's law, 5, 79
- optical critical dimension (OCD), 79, 96, 114, 135
- optical metrology, 93
- overlay targets, 101
- overlay, 101
- precision, 15, 17
- process control, 12, 55, 71, 80, 89, 90
- reflectometer, 94, 96
- repeatability, 16, 18
- reproducibility, 16, 18

scatterometry, 96
secondary electrons (SEs), 109
stability, 16, 19, 74
standards, 6, 8, 35

tool-matching precision (TMP), 32,
50, 59

tool-to-tool matching, 23

x-ray metrology, 123
x-ray photoelectron spectroscopy
(XPS), 123



Bo Su has more than 20 years of semiconductor experience in multiple areas, different companies, and with different responsibilities. He has a B.S. and M.S. in Physics from Peking University and a Ph.D. in Solid State Physics from SUNY, Stony Brook. He started his career as a senior process development engineer in a R&D IC fab for National Semiconductor, responsible for metrology applications in lithography and etch processes. He later joined Applied Materials to oversee metrology equipment (CD-SEM) and its applications, new-generation CD-SEM definition and development, and product marketing. After that, Su joined KLA-Tencor to work on new equipment development and lithography simulation. He then worked at Anchor Semiconductor and Luminescent Technology, responsible for customer account management, new product development, and sales support. He is currently a senior director of product management at D2S, Inc., a private software company, developing unique, model-based mask-data-preparation (MB-MDP) solutions for leading-edge semiconductor companies and mask shops. Su has published more than 50 scientific and technical papers, and holds nine U.S. patents.



Eric Solecky is a senior engineer at IBM's microelectronics division in Fishkill, New York. He received his M.S. in Microelectronics from Rensselaer Polytechnic Institute, New York and his B.S. in Microelectronics from Rochester Institute of Technology, New York. He is currently on assignment at GLOBALFOUNDRIES to assist their metrology organization. Solecky started his career in lithography and then moved to metrology for the last 15 years. He currently serves as a committee member for SPIE and has also been a representative to research consortia such as SEMATECH. He was recently a guest editor of the metrology section of the *Journal of Micro/Nanolithography MEMS, and MOEMS*, focused on hybrid metrology. Solecky has published more than 30 papers in various conference proceedings and holds over 20 patents. He has given a keynote talk and presented an invited paper at SPIE conferences.



Alok Vaid is a Deputy Director/Senior Manager of the optical metrology group at GLOBALFOUNDRIES Fab8 in Malta, New York, where he oversees the company's strategic-metrology planning and roadmap. He received his M.S. in Mechanical Engineering from the University of Texas at Austin and his B.S. in Manufacturing Engineering from the University of Delhi. Prior to his current position, Vaid was a Senior Technical Staff Engineer at GLOBALFOUNDRIES (and previously AMD) for five years, responsible for developing metrology and control solutions for manufacturing advanced technical nodes. He has been working in the area of metrology research, development, and manufacturing for more than a decade and has published more than 50 scientific papers in various conference proceedings and journals. Vaid currently serves as a committee member at SPIE and IEEE/SEMI ASMC conferences, and has served as a representative to research consortia such as SEMATECH and SRC. He was recently a guest editor of the metrology section of the *Journal of Micro/Nanolithography MEMS, and MOEMS*, focused on hybrid metrology. He received the Diana Nyysönen Memorial Award for the Best Paper in Metrology at the 2008 Advanced Lithography conference, and he has given a keynote talk at an SPIE conference.