Paper
17 April 1987 Model Based Inspection Of Integrated Circuit Patterns Using The Scanning Electron Microscope (Sem)
Ali E. Kayaalp, Ramesh C. Jain
Author Affiliations +
Abstract
In the fully automated semiconductor integrated circuit (IC) fabrication facility of the future, individual fabrication processes are expected to be controlled on-line, by intelligent systems. The current state of a process will be supplied to these systems in part by intelligent sensors/inspection systems which will observe the product after it has been processed. These systems should be fast, nondestructive, automatic, and be able to work at high spatial resolutions. This paper describes a SEM based IC pattern shape inspection system which uses the design file of the IC as the reference model. The system is intended to identify discrepancies between the shapes of patterns transferred onto the wafer and the desired pattern shapes as stored in the design file. The algorithm uses a discrete optimization approach for finding the correspondence between image and model pattern boundary points. The paper will describe the proposed approach, present some result, and will also discuss parallel implementation issues.
© (1987) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Ali E. Kayaalp and Ramesh C. Jain "Model Based Inspection Of Integrated Circuit Patterns Using The Scanning Electron Microscope (Sem)", Proc. SPIE 0775, Integrated Circuit Metrology, Inspection, & Process Control, (17 April 1987); https://doi.org/10.1117/12.940425
Lens.org Logo
CITATIONS
Cited by 2 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Image segmentation

Inspection

Scanning electron microscopy

Image processing

Integrated circuits

Data modeling

Optimization (mathematics)

Back to Top