You have requested a machine translation of selected content from our databases. This functionality is provided solely for your convenience and is in no way intended to replace human translation. Neither SPIE nor the owners and publishers of the content make, and they explicitly disclaim, any express or implied representations or warranties of any kind, including, without limitation, representations and warranties as to the functionality of the translation feature or the accuracy or completeness of the translations.
Translations are not retained in our system. Your use of this feature and the translations is subject to all use restrictions contained in the Terms and Conditions of Use of the SPIE website.
24 March 2017Minimizing wafer overlay errors due to EUV mask non-flatness and thickness variations for N7 production
Wafer overlay errors due to EUV mask non-flatness and thickness variations need to be minimized for the successful deployment of EUV lithography at N7 HVM. In this paper, we provide an updated assessment of the overlay impacts from EUV mask blanks as relevant to N7. We then evaluate the effectiveness of high-order scanner correction and mask compensation in minimizing the mask blank induced overlay to meet the allocated N7 overlay budget. Various scenarios for combining the compensation methods are evaluated, and a practical EUV mask flatness and thickness variation specification for N7 production is proposed.
The alert did not successfully save. Please try again later.
Xuemei Chen, Christina Turley, Jed Rankin, Tim Brunner, Allen Gabor, "Minimizing wafer overlay errors due to EUV mask non-flatness and thickness variations for N7 production," Proc. SPIE 10143, Extreme Ultraviolet (EUV) Lithography VIII, 101431F (24 March 2017); https://doi.org/10.1117/12.2258642