Paper
1 July 1994 Semiconductor pattern overlay
Author Affiliations +
Abstract
Advanced semiconductor manufacturing processes require tight overlay registration tolerances. These strict overlay performance specifications dictate the wafer level overlay metrology performance required. Achieving a high level of performance from overlay metrology equipment requires attention to all aspects of the measurement process. A typical measurement system configuration is reviewed and elements of optical overlay measurement, as they relate to measurement uncertainty, are discussed in detail. Data analysis techniques, used to quantify tool induced measurement uncertainty, are demonstrated with supporting examples. Process and measurement target induced uncertainties are reviewed. Current developments in both target design and measurement algorithms are proposed to address these uncertainties. Measurement optimization and its role in process control applications and future developments in overlay processing are also discussed.
© (1994) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Neal T. Sullivan "Semiconductor pattern overlay", Proc. SPIE 10274, Handbook of Critical Dimension Metrology and Process Control: A Critical Review, 102740C (1 July 1994); https://doi.org/10.1117/12.187454
Lens.org Logo
CITATIONS
Cited by 8 scholarly publications and 2 patents.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Overlay metrology

Semiconductors

Algorithm development

Optical components

Optical testing

Optics manufacturing

Semiconducting wafers

Back to Top