You have requested a machine translation of selected content from our databases. This functionality is provided solely for your convenience and is in no way intended to replace human translation. Neither SPIE nor the owners and publishers of the content make, and they explicitly disclaim, any express or implied representations or warranties of any kind, including, without limitation, representations and warranties as to the functionality of the translation feature or the accuracy or completeness of the translations.
Translations are not retained in our system. Your use of this feature and the translations is subject to all use restrictions contained in the Terms and Conditions of Use of the SPIE website.
30 January 1996Low-power approaches for parallel free-space photonic interconnects
Richard F. Carson,1 Michael L. Lovejoy,1 Kevin L. Lear,1 Mial E. Warren,1 Pamela K. Seigal,1 David C. Craft,1 Sean P. Kilcoyne,1 Gary Anthony Patrizi,1 Olga Blum-Spahn1
Future advances in the application of photonic interconnects will involve the insertion of parallel-channel links into Multi-Chip Modules (MCMs) and board-level parallel connections. Such applications will drive photonic link components into more compact forms that consume far less power than traditional telecommunication data links. These will make use of new device-level technologies such as vertical cavity surfaceemitting lasers and special low-power parallel photoreceiver circuits. Depending on the application, these device technologies will often be monolithically integrated to reduce the amount of board or module real estate required by the photonics. Highly parallel MCM and board-level applications will also require simplified drive circuitry, lower cost, and higher reliability than has been demonstrated in photonic and optoelectronic technologies. An example is found in two-dimensional point-to-point array interconnects for MCM stacking. These interconnects are based on high-efficiency Vertical Cavity Surface Emitting Lasers (VCSELs), Heterojunction Bipolar Transistor (HBT) photoreceivers, integrated micro-optics, and MCM-compatible packaging techniques. Individual channels have been demonstrated at 100 Mb/s, operating with a direct 3.3V CMOS electronic interface while using 45 mW of electrical power. These results demonstrate how optoelectronic device technologies can be optimized for low-power parallel link applications.
The alert did not successfully save. Please try again later.
Richard F. Carson, Michael L. Lovejoy, Kevin L. Lear, Mial E. Warren, Pamela K. Seigal, David C. Craft, Sean P. Kilcoyne, Gary Anthony Patrizi, Olga Blum-Spahn, "Low-power approaches for parallel free-space photonic interconnects," Proc. SPIE 10284, Optoelectronic Interconnects and Packaging: A Critical Review, 1028403 (30 January 1996); https://doi.org/10.1117/12.229271