You have requested a machine translation of selected content from our databases. This functionality is provided solely for your convenience and is in no way intended to replace human translation. Neither SPIE nor the owners and publishers of the content make, and they explicitly disclaim, any express or implied representations or warranties of any kind, including, without limitation, representations and warranties as to the functionality of the translation feature or the accuracy or completeness of the translations.
Translations are not retained in our system. Your use of this feature and the translations is subject to all use restrictions contained in the Terms and Conditions of Use of the SPIE website.
20 March 2018Cost modeling 22nm pitch patterning approaches
No single lithography technology can create <24nm pitch patterns in a single pass except for direct-write e-beam which is too slow and expensive for HVM. Various complex multi-patterning process flows can be compared by Cost Per Wafer Pass (CPWP), a term defined as the cost-of-ownership (CoO) with all yield losses set to zero in high volume manufacturing (HVM). CPWP modeling allows for the evaluation of alternate 1D and 2D patterning paths, including EUV LE2, EUV SADP, ArFi LE4, ArFi SAQP + EUV cut-mask, and ArFi SADP + DSA + ArFi block-mask. Similar CPWP for ArFi- and EUV-based flows favor the latter due to reduced yield losses and manufacturing times.