Translator Disclaimer
23 May 1989 Charge-Coupled Device Pinning Technologies
Author Affiliations +
For most thinned silicon CCDs, the photosensitive volume is bounded on top and bottom by layers of silicon dioxide. The frontside oxide is grown to serve as an insulator beneath the conductive gates of the parallel array while the backside oxide forms naturally as the initially bare silicon oxidizes. This paper describes the characteristics of the interface between these oxides and the photo-sensitive silicon and indicates the extent to which CCD performance (e.g. dark current, spectral response, charge collection efficiency, charge transfer efficiency, pixel-nonuniformity read noise full well capacity blooming residual image and vulnerability to ionizing radiation damage) depend* upon these interfacial characteristics. Techniques are described to achieve optimum passivation of these interfaces and to thereby obtain superior performance in the areas just listed. Specifically an implanted structure (the Multi-Pinned-Phase, MPP) is described which provides excellent frontside passivation and several techniques (backside charging, flash gate, the biased flash gate and ion-implantation) are presented for back surface passivation.
© (1989) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
James Janesick, Tom Elliott, George Frasehetti, Stewart Collins, Morley Blouke, and Brian Corrie "Charge-Coupled Device Pinning Technologies", Proc. SPIE 1071, Optical Sensors and Electronic Photography, (23 May 1989);


Recent results in diamond UV detector research
Proceedings of SPIE (September 14 1994)
Flash Technology for CCD Imaging in the UV
Proceedings of SPIE (December 10 1986)
Performance tests of large CCDs
Proceedings of SPIE (July 01 1991)
Novel backside structure with improved energy resolution
Proceedings of SPIE (October 22 1999)

Back to Top