Backside power delivery as a scaling knob for future systems

Bharani Chava; Khaja Ahmad Shaik; Anne Jourdain; Sofiane Guissi; Pieter Weckx; Julien Ryckaert; Geert Van Der Plaas; Alessio Spessot; Eric Beyne; Anda Mocuta

doi:10.1117/12.2514942

20 March 2019 Backside power delivery as a scaling knob for future systems

Bharani Chava, Khaja Ahmad Shaik, Anne Jourdain, Sofiane Guissi, Pieter Weckx, Julien Ryckaert, Geert Van Der Plaas, Alessio Spessot, Eric Beyne, Anda Mocuta

Author Affiliations +

Proceedings Volume 10962, Design-Process-Technology Co-optimization for Manufacturability XIII; 1096205 (2019) https://doi.org/10.1117/12.2514942
Event: SPIE Advanced Lithography, 2019, San Jose, California, United States

Abstract

Standard cell track height scaling provides us with sufficient area scaling at the standard cell library level. The efficiency of this technique and the complexities involved with this scaling method have been discussed in detail [1,2]. However, the area benefits of standard cell track height scaling diminish when we consider the complexities of incorporating on-chip power grid into the DTCO exploration loop. We have previously outlined several layout techniques to improve the utilization density of this scaling technology [2,4]. However, the proposed techniques only minimize the impact of the power grid on the design. In this work, we discuss the need to combine 3D – μTSV technology and logic technology to decouple the power grid from the design budget. The proposed technique delivers power from the backside of a thinned device wafer using the process steps depicted in Figure 4. Our analysis demonstrates significant area savings and IR-drop reduction. We use SPICE simulations to extract grid resistances as part of our technology targeting process, based upon a high-level on-chip PDN model. We also verify our findings using a commercially available EDA toolchain.

Conference Presentation

Citation Download Citation

Bharani Chava, Khaja Ahmad Shaik, Anne Jourdain, Sofiane Guissi, Pieter Weckx, Julien Ryckaert, Geert Van Der Plaas, Alessio Spessot, Eric Beyne, and Anda Mocuta "Backside power delivery as a scaling knob for future systems", Proc. SPIE 10962, Design-Process-Technology Co-optimization for Manufacturability XIII, 1096205 (20 March 2019); https://doi.org/10.1117/12.2514942

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available