EUV mask synthesis with rigorous ILT for process window improvement

Kyle Braam; Kosta Selinidis; Wolfgang Hoppe; Hongyuan Cai; Guangming Xiao

doi:10.1117/12.2515156

5 April 2019 EUV mask synthesis with rigorous ILT for process window improvement

Kyle Braam, Kosta Selinidis, Wolfgang Hoppe, Hongyuan Cai, Guangming Xiao

Proceedings Volume 10962, Design-Process-Technology Co-optimization for Manufacturability XIII; 109620P (2019) https://doi.org/10.1117/12.2515156
Event: SPIE Advanced Lithography, 2019, San Jose, California, United States

Abstract

The difficulties involved in ramping EUV lithography to volume manufacturing have highlighted the critical task of understanding process, layout design and device interactions, and also of optimizing the overall product integration to reduce undesirable interactions. In this paper, we demonstrate mask synthesis methods that using rigorous EUV lithography models together with inverse lithography technology (ILT) for EUV process window and CD control improvement. To enable this new capability, we have linked the broad EUV physical effect modeling capability of our rigorous lithography simulator, Sentaurus Lithography (S-Litho), with our highly flexible production proven ILT mask synthesis solution (Proteus ILT). This new combined capability can take advantage of the wide range of EUV modeling capabilities including rigorous electromagnetic mask/substrate modeling. The advantages of using S-Litho rigorous simulation for ILT optimization is further benefited from significant speed enhancements using new high performance EUV mask 3D capabilities. ILT has been extensively used in a range of lithographic areas for DUV and EUV including logic hot-spot fixing, memory layout correction, dense memory cell optimization, assist feature (AF) optimization, source optimization, complex patterning design rules and design-technology co-optimization (DTCO). The combined optimization capability of these two technologies therefore will have a wide range of useful EUV applications. We will highlight the specific benefits of the rigorous DUV and EUV ILT functionality for several advanced applications including resist profile optimization for resist top- oss and resist descumming and process window improvement.

Conference Presentation

Citation Download Citation

Kyle Braam, Kosta Selinidis, Wolfgang Hoppe, Hongyuan Cai, and Guangming Xiao "EUV mask synthesis with rigorous ILT for process window improvement", Proc. SPIE 10962, Design-Process-Technology Co-optimization for Manufacturability XIII, 109620P (5 April 2019); https://doi.org/10.1117/12.2515156

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available