Translator Disclaimer
13 September 1989 Recent Advances In Z-Technology Architecture
Author Affiliations +
Z-technology utilizes the process of stacking integrated circuits (ICs) to achieve a high degree of packaging density. This technique has been most commonly applied to packaging read out electronics for infrared (IR) focal plane arrays to achieve more signal processing at the detector interface. Irvine Sensor Corporation's (ISC's) standard packaging technology, called HYMOSS (HYbrid Mosaic On Stacked Silicon), has been tailored for stacking 0.004- inch thick silicon integrated circuits of custom designed read out electronics. New advances have been made which allow for stacking; non-silicon ICs, commercial (non-custom) circuits, and/or ICs which have been thinned to 0.002 inches.
© (1989) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
David Ludwig, Daryl Smetana, and Stuart Shanken "Recent Advances In Z-Technology Architecture", Proc. SPIE 1097, Materials, Devices, Techniques, and Applications for Z-Plane Focal Plane Array, (13 September 1989);


Technology for low-cost PIR security sensors
Proceedings of SPIE (January 08 2008)
Focal Plane Architecture: An Overview
Proceedings of SPIE (May 07 1980)
Current HYMOSS Z-technology overview
Proceedings of SPIE (November 01 1990)
Packaging of electronics for on and off FPA signal...
Proceedings of SPIE (November 01 1990)

Back to Top