A parallel timing synchronization architecture for all-digital coherent receiver

Yunpeng Zhang; Chaolei Yue; Ren Zhu; Xia Hou; Weibiao Chen

doi:10.1117/12.2543630

20 December 2019 A parallel timing synchronization architecture for all-digital coherent receiver

Yunpeng Zhang, Chaolei Yue, Ren Zhu, Xia Hou, Weibiao Chen

Proceedings Volume 11209, Eleventh International Conference on Information Optics and Photonics (CIOP 2019); 1120915 (2019) https://doi.org/10.1117/12.2543630
Event: Eleventh International Conference on Information Optics and Photonics (CIOP 2019), 2019, Xi'an, China

Abstract

Timing synchronization is critical in digital demodulation systems such as intradyne optical receivers. In this paper, a novel timing recovery method for all-digital coherent receivers is proposed. With the help of a parallel architecture, the new method can be implemented on ASIC or FPGA platform, especially when the symbol rate is much higher than the clock rate of FPGAs. Through adjusting the frame structure in the parallel interpolator, the receiver synchronizes its symbol rate with the transmitter. Different from existing parallel timing recovery methods, the proposed method does not adjust the period between adjacent frames of samples, which can be beneficial to the subsequent processing in hardware. The performance is tested by simulation in QPSK modulation. Under relative clock offset between ±50 ppm and jitter noise with 0.3% standard deviation, the proposed method shows almost no degradation compared with its serial equivalent. Combined with different timing error detection algorithms, this method can be used in kinds of modulation formats like MPSK and QAM.

Citation Download Citation

Yunpeng Zhang, Chaolei Yue, Ren Zhu, Xia Hou, and Weibiao Chen "A parallel timing synchronization architecture for all-digital coherent receiver", Proc. SPIE 11209, Eleventh International Conference on Information Optics and Photonics (CIOP 2019), 1120915 (20 December 2019); https://doi.org/10.1117/12.2543630

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $17.00

Non-members: $21.00 ADD TO CART

PROCEEDINGS
6 PAGES

DOWNLOAD PAPER SAVE TO MY LIBRARY

GET CITATION

RIGHTS & PERMISSIONS

Get copyright permission Get copyright permission on Copyright Marketplace

KEYWORDS

Clocks

Receivers

Digital signal processing

Field programmable gate arrays

Modulation

Transmitters

Data communications

Show All Keywords

Keywords/Phrases

Search In:

Publication Years