Simulation investigation of enabling technologies for EUV single exposure of Via patterns in 3nm logic technology

Weimin Gao; Tsann-Bim Chiou; Shih-En Tseng; Pieter Wöltgens; Moyra K. McManus; Nak Seong; Anthony Yen

doi:10.1117/12.2552888

2 April 2020 Simulation investigation of enabling technologies for EUV single exposure of Via patterns in 3nm logic technology

Weimin Gao, Tsann-Bim Chiou, Shih-En Tseng, Pieter Wöltgens, Moyra K. McManus, Nak Seong, Anthony Yen

Author Affiliations +

Proceedings Volume 11323, Extreme Ultraviolet (EUV) Lithography XI; 113231L (2020) https://doi.org/10.1117/12.2552888
Event: SPIE Advanced Lithography, 2020, San Jose, California, United States

Abstract

We explore various resolution enhancement techniques and investigate their patterning benefits for via patterns of the 3-nm logic node using computational lithography. Simulations are performed by the method of source mask optimization (SMO) using the TachyonTM software. Key assessed process parameters include edge placement error (EPE), overlap process window, image NILS, local CD uniformity and NILS depth of focus (nDOF). Simulation results show that the current mask technology employing the standard Ta-based metallic absorber does not offer enough patterning performance for vias of pitch 40 nm and below. SMO results indicate that high-absorption absorbers give a clear improvement in best-focus shift and pattern placement error while phase-shift masks result in a significant increase of NILS and nDOF. EPE improvement of multiple technologies are also investigated. Novel EUV masks together with advanced imaging with low pupil-filling ratio and curvilinear OPC, combined with highresolution and low-roughness resist and enhanced etch process are among the key enabling technologies to extend EUV single patterning to 3-nm logic via layers.

Conference Presentation

Citation Download Citation

Weimin Gao, Tsann-Bim Chiou, Shih-En Tseng, Pieter Wöltgens, Moyra K. McManus, Nak Seong, and Anthony Yen "Simulation investigation of enabling technologies for EUV single exposure of Via patterns in 3nm logic technology", Proc. SPIE 11323, Extreme Ultraviolet (EUV) Lithography XI, 113231L (2 April 2020); https://doi.org/10.1117/12.2552888

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available