Homogeneous VLSI Structures For High Speed Digital Signal Processing Using Number Theoretic Techniques

G. A. Jullien; W. C. Miller

doi:10.1117/12.962287

14 November 1989 Homogeneous VLSI Structures For High Speed Digital Signal Processing Using Number Theoretic Techniques

G. A. Jullien, W. C. Miller

Proceedings Volume 1152, Advanced Algorithms and Architectures for Signal Processing IV; (1989) https://doi.org/10.1117/12.962287
Event: 33rd Annual Technical Symposium, 1989, San Diego, United States

Abstract

Exact computations, performed with residues, occur in Number Theoretic Transforms and Residue Number System implementations. Once thought awkward to implement with standard logic circuits, the application of efficient small lookup tables, constructed with pipelined dynamic ROM's, allows very efficient construction of hardware ideally suited to residue operations. Linear DSP operations that are compute bound (require many arithmetic computations per input/output sample), are best suited for implementation with systolic arrays. For very high throughput operations, bit-level systolic arrays appear to be ideally suited to their implementation. The dynamic ROM's used for the residue computations, are a perfect vehicle for implementing such operations at the bit-level in a systolic architecture. This paper discusses VLSI architectures based on finite ring computations, using linear systolic arrays of small look-up tables.The advantage of this approach is that fixed coefficient multiplication requires no in crease in hardware over that required for general addition, and the resulting structure is homogeneous in that only one cell type is required to implement all of the processing functions. Several advantages accrue in the VLSI setting, particularly clock rate increase, ease of testability and natural fault tolerance Three different approaches to implementing the finite ring/field residue calculations are discussed. The first uses a bit-level steering mechanism around small dynamic ROM's; two applications of this technique to digital signal processing are outlined. The other two techniques are based on a redundant binary representation implemented with a pipelined adder configuration, and an iterative solution technique based on neural-like networks.

Citation Download Citation

G. A. Jullien and W. C. Miller "Homogeneous VLSI Structures For High Speed Digital Signal Processing Using Number Theoretic Techniques", Proc. SPIE 1152, Advanced Algorithms and Architectures for Signal Processing IV, (14 November 1989); https://doi.org/10.1117/12.962287

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $17.00

Non-members: $21.00 ADD TO CART

PROCEEDINGS
12 PAGES

DOWNLOAD PAPER SAVE TO MY LIBRARY

GET CITATION

RIGHTS & PERMISSIONS

Get copyright permission Get copyright permission on Copyright Marketplace

KEYWORDS

Binary data

Digital signal processing

Signal processing

Very large scale integration

Computer architecture

Logic

CRTs

Show All Keywords

Keywords/Phrases

Search In:

Publication Years