Optimized routing in multi-FPGA systems: a congestion mitigation and TDM allocation approach

Xiangfeng Sun; Haotian Tang; Bingjin Han; Qiulin Chen; Zhiyuan Chang; Luyao Liu; Kunqi Liu; Zhuorui Hu; Yuanting Zhang; Yunchang Jiang

doi:10.1117/12.3033442

16 October 2024 Optimized routing in multi-FPGA systems: a congestion mitigation and TDM allocation approach

Xiangfeng Sun, Haotian Tang, Bingjin Han, Qiulin Chen, Zhiyuan Chang, Luyao Liu, Kunqi Liu, Zhuorui Hu, Yuanting Zhang, Yunchang Jiang

Author Affiliations +

Proceedings Volume 13291, Ninth International Symposium on Advances in Electrical, Electronics, and Computer Engineering (ISAEECE 2024); 1329150 (2024) https://doi.org/10.1117/12.3033442
Event: Ninth International Symposium on Advances in Electrical, Electronics, and Computer Engineering (ISAEECE 2024), 2024, Changchun, China

Abstract

Field Programmable Gate Arrays (FPGAs) have attracted widespread attention in the industry due to their high programmability, high-performance computing capabilities, and low power consumption. However, the development of FPGAs has been limited by high transmission latency caused by congestion. In multi-FPGA systems, the number of signals between FPGAs often exceeds the number of I/Os. Time Division Multiplexing (TDM) solves this problem, but an unreasonable TDM allocation scheme can significantly increase latency. In this work, we propose a new routing strategy that consists of three stages: First, we sort the importance of the network. Then, we sequentially perform routing and TDM allocation. Finally, based on the strategies of “Recalculate the path of the highest weight network” and “Adjust other network paths to reduce latency”, we perform rerouting to solve the congestion problem. Based on the System-to-Chip (S2C) problem in the 2023 EDA ICISC and the contest evaluation metric, experimental results show that the routing quality of our framework is 1.31× to 2.04× better than the ordinary situation. This demonstrates the effectiveness of our proposed strategy in improving the performance of FPGA routing. The code is available at https://github.com/sunxiangf/FPGA-Die-Routing.

(2024) Published by SPIE. Downloading of the abstract is permitted for personal use only.

Citation Download Citation

Xiangfeng Sun, Haotian Tang, Bingjin Han, Qiulin Chen, Zhiyuan Chang, Luyao Liu, Kunqi Liu, Zhuorui Hu, Yuanting Zhang, and Yunchang Jiang "Optimized routing in multi-FPGA systems: a congestion mitigation and TDM allocation approach", Proc. SPIE 13291, Ninth International Symposium on Advances in Electrical, Electronics, and Computer Engineering (ISAEECE 2024), 1329150 (16 October 2024); https://doi.org/10.1117/12.3033442

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

;

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $17.00

Non-members: $21.00 ADD TO CART

PROCEEDINGS
6 PAGES

DOWNLOAD PAPER SAVE TO MY LIBRARY

GET CITATION

RIGHTS & PERMISSIONS

Get copyright permission Get copyright permission on Copyright Marketplace

KEYWORDS

Field programmable gate arrays

Time division multiplexing

Dysprosium

Signal processing

Electronic design automation

Logic

Power consumption

Show All Keywords

Keywords/Phrases

Search In:

Publication Years