Translator Disclaimer
Paper
1 December 1991 Arithmetic processor design for the T9000 transputer
Author Affiliations +
Abstract
This paper describes aspects of the arithmetic algorithms, architecture, and VLSI engineering of the 64-bit floating-point unit of the T9000 Transputer. The unit is fully conformant to the IEEE-754 floating-point arithmetic standard, and has been implemented in a 1 micrometers , triple- metal CMOS technology. The 160,000 transistor design performs addition in 40 ns, double precision multiplication in 60 ns, and double-precision division or square root in 300 ns. It will sustain 17 MFlops on the Linpac benchmark, yet occupies less than 15 mm2 of silicon--about 8.5% of the die area of T9000.
© (1991) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Simon C. Knowles "Arithmetic processor design for the T9000 transputer", Proc. SPIE 1566, Advanced Signal Processing Algorithms, Architectures, and Implementations II, (1 December 1991); https://doi.org/10.1117/12.49824
PROCEEDINGS
14 PAGES


SHARE
Advertisement
Advertisement
RELATED CONTENT

An Ultra-Fast SBNR Divider
Proceedings of SPIE (May 17 1989)
Power comparison of SRT and GST dividers
Proceedings of SPIE (October 02 1998)
VLSI digital signal processing: some arithmetic issues
Proceedings of SPIE (October 22 1996)
Implementation of a speculative Ling adder
Proceedings of SPIE (August 24 2009)

Back to Top