Paper
21 May 1993 Technological limitations in submicron on-chip interconnect
Soo-Young Oh, Keh-Jeng Chang, Norman Chang, Ken Lee, John L. Moll
Author Affiliations +
Abstract
The trend of the performance degradations, noise and reliability issues and their potential solutions are analyzed for the submicron ULSI interconnect lines. To analyze these submicron interconnect lines, a new paradigm (HIVE) for fast and accurate 2-D and 3-D interconnect capacitances and resistances calculation is developed. The analysis, using these interconnect parameters for HIVE, shows that a copper (Cu) line will improve the electromigrations, but not the interconnect delay and cross-talk noise significantly. The low temperature operation improve the interconnect delay and electromigration, but it increases the cost of system packaging. The optimum approach will be the combination of additional layers of non-scaled metal lines in a higher level, low permittivity interlevel dielectric, and the use of repeaters to maximize the performance, noise and reliability and to minimize the risk and cost.
© (1993) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Soo-Young Oh, Keh-Jeng Chang, Norman Chang, Ken Lee, and John L. Moll "Technological limitations in submicron on-chip interconnect", Proc. SPIE 1805, Submicrometer Metallization: Challenges, Opportunities, and Limitations, (21 May 1993); https://doi.org/10.1117/12.145475
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Capacitance

Aluminum

Copper

Metals

Reliability

Resistance

Dielectrics

RELATED CONTENT

Copper chip technology
Proceedings of SPIE (August 27 1998)
Copper chip technology
Proceedings of SPIE (September 04 1998)
Hybrid Cu and Al interconnects for high-performance system LSI
Proceedings of SPIE (September 01 1999)
Copper chip technology
Proceedings of SPIE (August 28 1998)
Copper chip technology
Proceedings of SPIE (September 03 1998)
Modeling limits of multilevel interconnect technology
Proceedings of SPIE (September 15 1995)
Copper chip technology
Proceedings of SPIE (September 04 1998)

Back to Top