You have requested a machine translation of selected content from our databases. This functionality is provided solely for your convenience and is in no way intended to replace human translation. Neither SPIE nor the owners and publishers of the content make, and they explicitly disclaim, any express or implied representations or warranties of any kind, including, without limitation, representations and warranties as to the functionality of the translation feature or the accuracy or completeness of the translations.
Translations are not retained in our system. Your use of this feature and the translations is subject to all use restrictions contained in the Terms and Conditions of Use of the SPIE website.
10 April 1995Modular high-performance 2-μm CCD-BiCMOS process technology for application-specific image sensors and image sensor systems on a chip
R. Michael Guidash,1 P. P. K. Lee,1 J. M. Andrus,1 Antonio S. Ciccarelli,1 H. J. Erhardt,1 J. R. Fischer,1 Eric J. Meisenzahl,1 Robert H. Philbrick,1 Timothy J. Kenney1
A 2 micrometers BiCMOS process module has been developed for incorporation into existing high performance 2-phase CCD processes, to enable integration of digital and analog circuits on- chip with the CCD image sensor. The modular process architecture allows the integration of CMOS, NPN bipolar or BiCMOS circuits without affecting the baseline CCD characteristics. A design of experiments approach was employed using process and device simulation tools and selected physical experiments, to optimize CMOS and NPN device performance and process latitude. Both enhancement and depletion mode Poly-1 and Poly-2 CMOS devices were realized and demonstrated good long channel behavior down to 1.6 micrometers drawn. A 12 V, 2.5 GHz, low collector resistance NPN was also produced. Experimental process splits were used to demonstrate and verify that the CMOS and NPN process module incorporation did not affect the CCD device characteristics or yield. CMOS circuit performance was found to be comparable to that of a standard 2 micrometers CMOS process. Finally, a trilinear sensor with on-chip timing generation and correlated double sample was designed and fabricated. To our knowledge this is the first demonstration of high performance CCD, 2 micrometers CMOS, and an isolated vertical NPN, integrated on the same chip.
The alert did not successfully save. Please try again later.
R. Michael Guidash, P. P. K. Lee, J. M. Andrus, Antonio S. Ciccarelli, H. J. Erhardt, J. R. Fischer, Eric J. Meisenzahl, Robert H. Philbrick, Timothy J. Kenney, "Modular high-performance 2-um CCD-BiCMOS process technology for application-specific image sensors and image sensor systems on a chip," Proc. SPIE 2415, Charge-Coupled Devices and Solid State Optical Sensors V, (10 April 1995); https://doi.org/10.1117/12.206521