Bilevel resist process for 1-Gb DRAM reticles

Kotaro Shirabe; Eiichi Hoshino; Keiji Watanabe

doi:10.1117/12.245208

24 July 1996 Bilevel resist process for 1-Gb DRAM reticles

Kotaro Shirabe, Eiichi Hoshino, Keiji Watanabe

Proceedings Volume 2793, Photomask and X-Ray Mask Technology III; (1996) https://doi.org/10.1117/12.245208
Event: Symposium on Photomask and X-Ray Mask Technology, 1996, Kawasaki City, Japan

Abstract

As the requirement of the more tightened design rule has emerged, e-beam direct writing and x-ray lithography have been considered as next generation technology. However, due to the rapid development in photolithography, it will be employed in manufacturing 1 Gb DRAM. To overcome present optical lithographic technology, several possible techniques such as deep ultraviolet (DUV), phase shift mask (PSM), off- axis illumination (OAI), optical proximity correction (OPC), and combinations of these methods are considered. The advanced mask technology play a key role in these technologies and the tendency will be dramatically increased in the near future. Although the resolution of 4X reticle for 0.18 micrometer device is 0.72 micrometer, the feature size less than 0.72 micrometer is necessary for wafer process latitude. Therefore, critical dimension (CD) linearity below 0.72 micrometer is needed for 1 Gb reticle, and the minimum resolution less than 0.3 micrometer should be resolved for the OPC patterns. At low acceleration voltage, however, both the CD linearity and the minimum resolution are so severely affected by electron scattering that small beam size, thin resist, and dose correction will be needed for reducing this effect. In order to satisfy the higher resolution, high acceleration voltage system should be employed. In addition as the field size of device increases and process latitude on the wafer decreases, CD uniformity and defect control will be considered more serious than now. In this paper, discussion of the expected technologies, specifications, improvement of the process in manufacturing 1 Gb DRAM reticles are presented.

Citation Download Citation

Kotaro Shirabe, Eiichi Hoshino, and Keiji Watanabe "Bilevel resist process for 1-Gb DRAM reticles", Proc. SPIE 2793, Photomask and X-Ray Mask Technology III, (24 July 1996); https://doi.org/10.1117/12.245208

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available