Paper
21 October 1996 Performance evaluation of FPGA implementations of high-speed addition algorithms
William W.H. Yu, Shanzhen Xing
Author Affiliations +
Abstract
Driven by the excellent properties of FPGAs and the need for high-performance and flexible computing machines, interest in FPGA-based computing machines has increased dramatically. Fixed-point adders are essential building blocks of any computing systems. In this work, various high-speed addition algorithms are implemented in FPGAs devices, and their performance is evaluated with the objective of finding and developing the most appropriate addition algorithms for implementing in FPGAs, and laying the ground-work for evaluating and constructing FPGA-based computing machines. The results demonstrate that the performance of adders built with the FPGAs dedicated carry logic combined with some other addition algorithms will be greatly improved, especially for larger adders.
© (1996) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
William W.H. Yu and Shanzhen Xing "Performance evaluation of FPGA implementations of high-speed addition algorithms", Proc. SPIE 2914, High-Speed Computing, Digital Signal Processing, and Filtering Using Reconfigurable Logic, (21 October 1996); https://doi.org/10.1117/12.255826
Lens.org Logo
CITATIONS
Cited by 7 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Field programmable gate arrays

Logic

Computing systems

Algorithm development

Very large scale integration

Silicon

Electroluminescence

RELATED CONTENT

Design advantages of run-time reconfiguration
Proceedings of SPIE (August 26 1999)
Intelligent-based reconfigurable hardware design systems
Proceedings of SPIE (March 19 2003)
Comparing computing machines
Proceedings of SPIE (October 08 1998)

Back to Top