Paper
29 June 1998 Evaluation of phase-edge phase-shifting mask for sub-0.18-μm gate patterns in logic devices
DongHo Cha, Jongwook Kye, Nakgeuon Seong, Hoyoung Kang, Hanku Cho, Joo-Tae Moon
Author Affiliations +
Abstract
The speed of logic device is mainly dependent on gate length. To achieve process margin (DOF, E/T, etc.) and minimize On Chip Variation (OCV) of logic gate with sub 0.18 mm design rule, the need for phase-edge PSM technology that has the advantages of minimum resolution and Critical Dimension (CD) control has been increased. In this paper, performance and feasibility of phase-edge PSM technology were investigated. Using phase-edge PSM and positive resist process at DUV wavelength ((lambda) equals 248 nm), the possibility of 0.10 micrometer logic gate patterning was confirmed and 0.18 micrometer gate lines with DOF larger than 1.0 micrometer and plus or minus 6% CD variation were obtained. And design rules for phase-edge layout generation were extracted. Then the possibility of layout generation by the extracted design rules and layout conversion tool was confirmed. Also, the feasibility of mask CD uniformity and phase uniformity, and alignment between phase-edge mask and normal chrome (Cr) mask was investigated and confirmed. Considering lithographic performance and process feasibility, phase-edge PSM technology is a very promising method for patterning sub 0.18 micrometer gate in logic devices.
© (1998) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
DongHo Cha, Jongwook Kye, Nakgeuon Seong, Hoyoung Kang, Hanku Cho, and Joo-Tae Moon "Evaluation of phase-edge phase-shifting mask for sub-0.18-μm gate patterns in logic devices", Proc. SPIE 3334, Optical Microlithography XI, (29 June 1998); https://doi.org/10.1117/12.310780
Lens.org Logo
CITATIONS
Cited by 2 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Photomasks

Critical dimension metrology

Chromium

Logic devices

Lithography

Optical lithography

Semiconducting wafers

RELATED CONTENT

Impact of alternating phase shift mask quality on 100 nm...
Proceedings of SPIE (January 22 2001)
Impact of mask CD error on wafer CD error at...
Proceedings of SPIE (August 25 1999)
Pattern asymmetry correction using assist patterns
Proceedings of SPIE (July 05 2000)
Defect quality management of 248nm alt PSM in low k1...
Proceedings of SPIE (June 28 2005)
Study of Cr patch validity for ArF CPL mask and...
Proceedings of SPIE (May 28 2004)
Demonstration of a new mask structure using a bonded hard...
Proceedings of SPIE (November 04 2005)

Back to Top