Paper
11 August 1998 Architecture for low-power real-time image analysis using 3D silicon technology
Lisa A. McIlrath, Paul M. Zavracky
Author Affiliations +
Abstract
The technology to build highly integrated 3D computational image sensors by stacking and interconnecting layers of 2D silicon ICs is being developed. Unlike multi-chip module packaging, in which interconnect lines are brought to the periphery of a chip stack to achieve vertical integration, this new technology allows virtually unrestricted placement of vertical vias within the interior of the chip. The goal of this development is to enable high sped, high resolution image processing in compact low power wearable systems that would be coupled with a head-mounted display. Potential applications for these systems include target tracking and image stabilization. In this talk we focus on the architecture of the 3D image sensor, which includes pixel- parallel analog-to-digital conversion and programmable digital processors for pixel and block operations. We show that 3D technology will allow at least an order of magnitude decrease in power dissipation over an equivalent 2D implementation of the architecture.
© (1998) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Lisa A. McIlrath and Paul M. Zavracky "Architecture for low-power real-time image analysis using 3D silicon technology", Proc. SPIE 3362, Helmet- and Head-Mounted Displays III, (11 August 1998); https://doi.org/10.1117/12.317431
Lens.org Logo
CITATIONS
Cited by 3 scholarly publications and 7 patents.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
3D image processing

Image processing

Modulators

Silicon

Imaging systems

Semiconducting wafers

Image sensors

Back to Top