Translator Disclaimer
Paper
2 October 1998 Accelerating run-time reconfiguration on custom computing machines
Author Affiliations +
Abstract
Custom computers comprising of a host processor and FPGAs have been proposed to accelerate computationally complex problems. Whilst the FPGA implementation might be considerably faster than its microprocessor counterpart, this performance acceleration can be degraded by the time to reconfigure the FPGA hardware.This paper demonstrates a technique for developing circuits that can reduce the reconfiguration overhead. Circuits for three basic arithmetic functions multiplication, division and square root have been developed using the Xilinx XC6200 reconfigurable FPGA family. Reconfiguration times have been measured by downloading the designs to the VCC HOTWorks custom computing board. A reduction in reconfiguration time of up to 75 percent has been demonstrated using this design approach.
© (1998) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
J.-P. Heron and Roger F. Woods "Accelerating run-time reconfiguration on custom computing machines", Proc. SPIE 3461, Advanced Signal Processing Algorithms, Architectures, and Implementations VIII, (2 October 1998); https://doi.org/10.1117/12.325718
PROCEEDINGS
13 PAGES


SHARE
Advertisement
Advertisement
RELATED CONTENT

RPython high-level synthesis
Proceedings of SPIE (September 28 2016)
Digital optical computers at Boulder
Proceedings of SPIE (September 01 1991)
Dynamic circuit specialization of a CORDIC processor
Proceedings of SPIE (October 06 2000)
Fast Pulse Width Modulator For Three-Phase Inverters
Proceedings of SPIE (October 19 1987)
Analysis of tri stage memory array for high speed packet...
Proceedings of SPIE (February 11 2005)

Back to Top