You have requested a machine translation of selected content from our databases. This functionality is provided solely for your convenience and is in no way intended to replace human translation. Neither SPIE nor the owners and publishers of the content make, and they explicitly disclaim, any express or implied representations or warranties of any kind, including, without limitation, representations and warranties as to the functionality of the translation feature or the accuracy or completeness of the translations.
Translations are not retained in our system. Your use of this feature and the translations is subject to all use restrictions contained in the Terms and Conditions of Use of the SPIE website.
22 May 1998Holographic memory design for a petaflop superconducting computer architecture
We will descrihe the role of holographic memorv in a current research effort 1 that seeks to combine ariuus advanced technologies to achieve petaflops scale computing within the next decade In addition to holographic memory. the petatlop architecture combines superconductor Rapid Single Flu-.: Quantum (RSFQ) logic. which can operate at I 00 GHz within a cryogenic cm ironmem with power consumption less than 'iO watts. a packet-switching optical network with a multi-le el strncture capable of providing interconnection among tens or thousands of pons '' ith latencies of only I 0 to 30 nanoseconds. Processor-In-Memory (PIM) technology. and a multithreaded hierarchical structure (see Figure I) to allow the processors to access a high capacitv memnrv vhile compensating for the latenc)· problem inherent in such a system.
The alert did not successfully save. Please try again later.
Ernest Chuang, Wenhai Liu, Demetri Psaltis, "Holographic memory design for a petaflop superconducting computer architecture," Proc. SPIE 3490, Optics in Computing '98, (22 May 1998); https://doi.org/10.1117/12.308959