Reconfigurable processor employing optical channels

Majd F. Sakr; Steven Peter Levitan; C. Lee Giles; Donald M. Chiarulli

doi:10.1117/12.308878

22 May 1998 Reconfigurable processor employing optical channels

Majd F. Sakr, Steven Peter Levitan, C. Lee Giles, Donald M. Chiarulli

Proceedings Volume 3490, Optics in Computing '98; (1998) https://doi.org/10.1117/12.308878
Event: Optics in Computing '98, 1998, Bruges, Belgium

Abstract

Recontigurable computing architectures are gaining popularity as replacements for general purpose architectures in many high performance applications. Reconfigurable systems can take advantage of deep computational pipelines, perform concurrent execution and are inherently data flow in nature. Many applications can exploit these systems, such as genomic sequence scanning. Fast Fourier Transform, text searching. and computer vision. Current research efforts are applying reconfigurable computing to perform automatic target recognition, real-time image processing, and hardware implementation of neural networks. However, these architectures suffer from a trade off between slow reconfiguration times versus low logic gate densit'v when used to support large computations. This problem is due to the fact that configuration memory typically resides off-chip and reconfiguration is performed serially. Recent approaches4 solve this problem by adding an on-chip configuration cache that provides faster reconfiguration at the cost of die area. That is, the area overhead of the configuration cache gives a low total logic gate density for the architecture. These disadvantages limit the performance, and therefore the applicability of current reconfigurable systems. In this paper. a reconfigurable processor architecture is proposed that overcomes the limitations discussed above by using high bandwidth optical channels. The optical channels allow fast parallel loading of the reconfiguration control word as well as the migration of the configuration cache off-chip. The migration of configuration cache allows better utilization of the die area for reconfigurable processing elements. Further, it is possible to implement the optical detectors directly in silicon, hich does not require significant alteration of the fabrication processes. These advantages make the optically reconfigurable architecture competitive for high performance applications.

Citation Download Citation

Majd F. Sakr, Steven Peter Levitan, C. Lee Giles, and Donald M. Chiarulli "Reconfigurable processor employing optical channels", Proc. SPIE 3490, Optics in Computing '98, (22 May 1998); https://doi.org/10.1117/12.308878

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available