Paper
4 September 1998 Sub-50-nm PtSi Schottky source/drain MOSFETs
Chinlee Wang, John P. Snyder, John R. Tucker
Author Affiliations +
Abstract
PtSi source/drain Schottky barrier MOSFETs have been fabricated at sub-50-nm channel lengths with 19-angstrom gate oxide. These p-channel devices employ gate-induced field emission through the PtSi approximately 0.2-eV hole barrier to achieve current drives of approximately 200 (mu) A/micrometer at supply voltage of 1.0 V. Delay times measured by the CV/I metric extends scaling trends of conventional p-MOSFETs to approximately 2 - 3 ps. Thermal emission over the low Schottky barrier limits on/off currents to approximately 25 - 50 in undoped devices at 300 K, while ratios of approximately 107 are measured at 77 K. On/off ratios at room temperature can be improved to approximately 103 by implanting a thin layer of fully-depleted donors beneath the active region or use of ultra-thin SOI substrates.
© (1998) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Chinlee Wang, John P. Snyder, and John R. Tucker "Sub-50-nm PtSi Schottky source/drain MOSFETs", Proc. SPIE 3506, Microelectronic Device Technology II, (4 September 1998); https://doi.org/10.1117/12.323975
Lens.org Logo
CITATIONS
Cited by 2 patents.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Oxides

Field effect transistors

Platinum

Semiconductors

Silicon

Metals

Picosecond phenomena

Back to Top