Translator Disclaimer
21 December 1998 Classification of multimedia processors
Author Affiliations +
Proceedings Volume 3655, Media Processors 1999; (1998)
Event: Electronic Imaging '99, 1999, San Jose, CA, United States
Multimedia system design presents challenges from the perspectives of both hardware and software. Each media in a multimedia environment requires different processes, techniques, algorithms and hardware implementations. Multimedia processing which necessitates real time digital video, audio, and 3D graphics processing is an essential part of new systems as 2D graphics and image processing was in current systems. Multimedia applications require efficient VLSI implementations for various media processing algorithms. Emerging multimedia standards and algorithms will result in hardware systems of high complexity. In addition to recent advances in enabling VLSI technology for high density and fast circuit implementations, special investigation of architectural approaches is also required. In the past few years, multimedia hardware design has captured the most attentions among researchers. New programmable processors, high-speed storage and modern parallelism techniques are among the variety of subjects, which are being addressed in this domain. A detailed categorization of available multimedia processing strategies is required to help designers in adapting these techniques into new architectures. Some of important options in multimedia hardware design include: processor structure, parallelization and granularity, data distribution techniques, instruction level parallelism, memory interface and flexibility. In this paper, we address important issues in the design of a programmable multimedia processor.
© (1998) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Omid Fatemi and Sethuraman Panchanathan "Classification of multimedia processors", Proc. SPIE 3655, Media Processors 1999, (21 December 1998);


Survey of architectures for media processing
Proceedings of SPIE (June 18 1998)
VLSI Architectures For Block Matching Algorithms
Proceedings of SPIE (October 25 1988)
High-speed DSP low-light-level video processing system
Proceedings of SPIE (August 30 2002)
High-performance VLSI architecture for adaptive scaling
Proceedings of SPIE (February 15 2006)
FFT on reconfigurable hardware
Proceedings of SPIE (September 19 1995)

Back to Top