You have requested a machine translation of selected content from our databases. This functionality is provided solely for your convenience and is in no way intended to replace human translation. Neither SPIE nor the owners and publishers of the content make, and they explicitly disclaim, any express or implied representations or warranties of any kind, including, without limitation, representations and warranties as to the functionality of the translation feature or the accuracy or completeness of the translations.
Translations are not retained in our system. Your use of this feature and the translations is subject to all use restrictions contained in the Terms and Conditions of Use of the SPIE website.
16 December 1999Mapping of image compression transforms to reconfigurable processors: simulation and analysis
This paper summarizes techniques for mapping blockwise compression transforms such as EBLAST, JPEG, Visual Pattern Image Coding, and vector quantization to reconfigurable architectures such as field-programmable gate arrays. The distinguishing feature of this study is that computational precision is varied among different operations within a given transform. For example, we found that a four-bit block sum is sufficient to compute EBLAST accurately using encoding blocks as large as 10 X 10 pixels. In contrast, image-template convolutions constituent to EBLAST compression and decompression require seven- to eight-bit fixed-point operations.
The alert did not successfully save. Please try again later.
Frank M. Caimi, Mark S. Schmalz, Gerhard X. Ritter, "Mapping of image compression transforms to reconfigurable processors: simulation and analysis," Proc. SPIE 3814, Mathematics of Data/Image Coding, Compression, and Encryption II, (16 December 1999); https://doi.org/10.1117/12.372745