Stress minimization of corner rounding process during STI

Christopher S. Olsen; Faran Nouri; Mark E. Rubin; Olivier Laparra; Gregory S. Scott

doi:10.1117/12.360555

1 September 1999 Stress minimization of corner rounding process during STI

Christopher S. Olsen, Faran Nouri, Mark E. Rubin, Olivier Laparra, Gregory S. Scott

Proceedings Volume 3881, Microelectronic Device Technology III; (1999) https://doi.org/10.1117/12.360555
Event: Microelectronic Manufacturing '99, 1999, Santa Clara, CA, United States

Abstract

For sub 0.25 micron CMOS processes, Shallow Trench Isolation (STI) is required because of its planarity, high packing density and low junction edge capacitance. After trench etch in the STI process, the top corner of the trench must be rounded in order to achieve stable device performance, reduce inverse narrow width effects and maintain good gate oxide integrity. Several methods of round in the trench corners have been proposed. A post-CMP oxidation step to round the top corner trench has been shown to consume too much of the silicon active area and may not be suitable for sub-0.18micrometers technologies. Furthermore, the post-CMP oxidation can generate a lot of stress even at high temperatures. It has been shown that a 50 nm radius of curvature provides stable device data and a good gate oxide integrity with minimum consumption of the active area. In this paper, we have shown that this radius can be achieved with minimal stress generation using a properly optimized rapid thermal oxidation before oxide fill. Through both 2D oxidation modeling and experimental verification we have shown that an optimum oxidation temperature can be found when coupled with an undercut of the buffer oxide under the silicon nitride mask. Temperature is the primary parameter for rounding of the top corner during oxidation while undercut of the buffer oxide lowers the minimum temperature for a given rounding. A 50 nm radius of curvature can be achieved by the balance of the two parameters. This radius of curvature has been shown to suitable for 0.15 micron technology and beyond.

Citation Download Citation

Christopher S. Olsen, Faran Nouri, Mark E. Rubin, Olivier Laparra, and Gregory S. Scott "Stress minimization of corner rounding process during STI", Proc. SPIE 3881, Microelectronic Device Technology III, (1 September 1999); https://doi.org/10.1117/12.360555

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available