Paper
27 August 1999 Innovating SRAM design and test program for fast process-related defect recognition and failure analysis
Peter Coppens, Guido Vanhorebeek, Eddy De Backer, Xiao Jie Yuan
Author Affiliations +
Abstract
A special SRAM has been designed as a yield enhancement vehicle in a 0.35 micrometer CMOS technology. Extra design rules were added to encourage process defects on certain places and discourage them on others. From the failure signature of a memory cell (0 or 1 failure) and its failure extent (single cell, double cell, bitline, wordline, ...) one can uniquely determine the process related cause of the failure. A dedicated test program has been developed to find the most common failures in a memory cell (e.g. floating bitline, bitline shorted to ground or Vdd, shorts between the nodes of the cell, ...). The innovating characteristics of the design allow to link these failures in an SRAM with high probability to a process related defect and its location within the memory cell. By simply testing the SRAM the main cause of failure can be found which can help to drive yield improvement, without doing intensive failure analysis. In this paper the design philosophy and the test methodology of this SRAM are described, illustrated with some examples of process related defects that proved the usefulness and the strength of the design and the test program.
© (1999) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Peter Coppens, Guido Vanhorebeek, Eddy De Backer, and Xiao Jie Yuan "Innovating SRAM design and test program for fast process-related defect recognition and failure analysis", Proc. SPIE 3884, In-Line Methods and Monitors for Process and Yield Improvement, (27 August 1999); https://doi.org/10.1117/12.361343
Lens.org Logo
CITATIONS
Cited by 1 scholarly publication.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Failure analysis

Transistors

Yield improvement

Data modeling

Resistance

Metals

Diodes

RELATED CONTENT

Optimization of a PCRAM Chip for high speed read and...
Proceedings of SPIE (October 12 2016)
UltraSPARC-I microprocessor yield and performance analysis
Proceedings of SPIE (September 12 1996)
Rules based process window OPC
Proceedings of SPIE (March 04 2008)
Evaluation of Mo doped Ti salicide process for sub 0.18...
Proceedings of SPIE (September 04 1998)
Impact of active dimension on junction leakages of a Ti...
Proceedings of SPIE (September 01 1999)

Back to Top