Translator Disclaimer
Paper
29 December 1999 MPEG-2 decoder implementation on MAP1000A media processor using the C language
Author Affiliations +
Proceedings Volume 3970, Media Processors 2000; (1999) https://doi.org/10.1117/12.375242
Event: Electronic Imaging, 2000, San Jose, CA, United States
Abstract
Mediaprocessors offer several advantages over hardwired MPEG-2 decoder chips, such as the capability to perform multiple functions, update the algorithms and customize the system with enhanced features. MAP1000A is a highly integrated mediaprocessor platform with multiple processing units for parallel processing. The input bitstream is parsed and decoded by the VLX coprocessor, which is a small and fast processor designed for sequential operations. The decoded information is then passed to the VLIW Core that performs the pixel-intensive operations such as the inverse quantization, inverse DCT, half-pel interpolation, pixel averaging, and pixel addition. The VLIW Core's two-cluster architecture with 128-bit data path per cluster and partitioned operations achieves a high throughput on 8-bit and 16-bit pixel operations. Also, to avoid the VLIW Core from waiting for data, a dedicated data transfer engine called Data Streamer moves data between MAP1000A, external memory, and I/O devices in parallel with the VLIW Core's execution. The MPEG-2 video decoder on MAP1000A is written entirely in the C language, which is a significant advantage over previous processors which required assembly-language programming. At 220 MHz clock frequency, the MPEG-2 decoder takes less than 40% of the MAP1000A's cycles. Two MPML streams can be decoded simultaneously in real time, with enough cycles remaining to perform other tasks such as the audio and system decoding.
© (1999) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Woobin Lee and Chris Basoglu "MPEG-2 decoder implementation on MAP1000A media processor using the C language", Proc. SPIE 3970, Media Processors 2000, (29 December 1999); https://doi.org/10.1117/12.375242
PROCEEDINGS
10 PAGES


SHARE
Advertisement
Advertisement
Back to Top