Paper
5 September 2001 Impact of embedded DRAM logic devices on semiconductor manufacturing
Teruo Hirayama, T. Ezaki, N. Ouchi
Author Affiliations +
Abstract
We have taken the lead in process development, while recognizing the technical difficulties inherent in system solutions involving embedded memory. We have developed processes that integrate a high-speed logic with a large-scale DRAM, with the aim of giving even further distinctiveness to our solutions. In this way, we have successfully realized high-performance system LSIs. Through doing so, we have also realized wide bandwidths, low power consumption rates, and other unique capabilities. Nevertheless, we do not consider the merging method to be the be-all, end-all solution for realizing all types of system LSIs. Rather, we fully realize the need for selection of the optimal process, and incorporate within our vision package development as based on circuit scale, required capabilities, and total costs.
© (2001) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Teruo Hirayama, T. Ezaki, and N. Ouchi "Impact of embedded DRAM logic devices on semiconductor manufacturing", Proc. SPIE 4409, Photomask and Next-Generation Lithography Mask Technology VIII, (5 September 2001); https://doi.org/10.1117/12.438339
Lens.org Logo
CITATIONS
Cited by 4 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Logic

Metals

Logic devices

Optical proximity correction

Reliability

Capacitors

Diffusion

RELATED CONTENT

Model-based pattern dummy generation for logic devices
Proceedings of SPIE (March 31 2014)
An optimized OPC and MDP flow for reducing mask write...
Proceedings of SPIE (September 24 2010)
Contour-based optical proximity correction
Proceedings of SPIE (March 12 2009)
OPC to improve lithographic process window
Proceedings of SPIE (March 14 2006)
Parametric time delay modeling for floating point units
Proceedings of SPIE (December 06 2002)
Inverse vs. traditional OPC for the 22nm node
Proceedings of SPIE (March 16 2009)

Back to Top