Translator Disclaimer
Paper
19 November 2001 New architecture of fast parallel multiplier using fast parallel counter with FPA (first partial product addition)
Author Affiliations +
Abstract
In this paper, we proposed a new First Partial product Addition (FPA) architecture with new compressor (or parallel counter) to CSA tree built in the process of adding partial product for improving speed in the fast parallel multiplier to improve the speed of calculating partial product by about 20% compared with existing parallel counter using full Adder. The new circuit reduces the CLA bit finding final sum by N/2 using the novel FPA architecture. A 5.14ns of multiplication speed of the 16X16 multiplier is obtained using 0.25um CMOS technology. The architecture of the multiplier is easily opted for pipeline design and demonstrates high speed performance.
© (2001) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Mike Myung-Ok Lee and Byung Lok Cho "New architecture of fast parallel multiplier using fast parallel counter with FPA (first partial product addition)", Proc. SPIE 4593, Design, Characterization, and Packaging for MEMS and Microelectronics II, (19 November 2001); https://doi.org/10.1117/12.448866
PROCEEDINGS
11 PAGES


SHARE
Advertisement
Advertisement
RELATED CONTENT

An Ultra-Fast SBNR Divider
Proceedings of SPIE (May 17 1989)
Arithmetic processor design for the T9000 transputer
Proceedings of SPIE (December 01 1991)
A Survey Of Floating-Point Arithmetic Implementations
Proceedings of SPIE (November 28 1983)

Back to Top