Paper
20 December 2001 Compression for reduction of off-chip video bandwidth
Author Affiliations +
Proceedings Volume 4674, Media Processors 2002; (2001) https://doi.org/10.1117/12.451065
Event: Electronic Imaging, 2002, San Jose, California, United States
Abstract
The architecture for block-based video applications (e.g. MPEG/JPEG coding, graphics rendering) is usually based on a processor engine, connected to an external background SDRAM memory where reference images and data are stored. In this paper, we reduce the required memory bandwidth for MPEG coding up to 67% by identifying the optimal block configuration and applying embedded data compression up to a factor four. It is shown that independent compression of fixed-sized data blocks with a fixed compression ratio can decrease the memory bandwidth for a limited set of compression factors only. To achieve this result, we exploit the statistical properties of the burst-oriented data exchange to memory. It has been found that embedded compression is particularly attractive for bandwidth reduction when a compression ratio 2 or 4 is chosen. This moderate compression factor can be obtained with a low-cost compression scheme such as DPCM with a small acceptable loss of quality.
© (2001) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Egbert G.T. Jaspers and Peter H. N. de With "Compression for reduction of off-chip video bandwidth", Proc. SPIE 4674, Media Processors 2002, (20 December 2001); https://doi.org/10.1117/12.451065
Lens.org Logo
CITATIONS
Cited by 2 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Video

Video compression

Data modeling

Video processing

Data compression

Telecommunications

Visualization

Back to Top