Paper
1 July 2002 Pattern distortion of the stencil reticle caused by stress of silicon membrane and resist on the reticle
Shin-ichi Takahashi, Masashi Okada, Norihiro Katakura, Takeshi Irita, Shintaro Kawata
Author Affiliations +
Abstract
Silicon stencil reticle has been developing for the EB stepper, which is the electron beam projection lithography system for 70nm node generation and beyond. The reticle distortion is affected by stress such as silicon membrane stress and resist stress on a reticle in their fabrication. To analyze pattern distortion using finite element method (FEM), the image placement (IP) and the critical dimension (CD) errors of the stencil reticle were measured at every step of reticle fabrication processes. It was found that the resist stress is the key factor of IP error in the membrane process. In the wafer process, the IP errors are mainly related to silicon membrane stress. IP and CD errors of 200mm stencil reticle in both processes are discussed using FEM. The calculation results show CD errors are caused by the stress of silicon membrane. Moreover, it is discussed that CD error depends on pattern shape and density even on the stress-controlled reticle blanks.
© (2002) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Shin-ichi Takahashi, Masashi Okada, Norihiro Katakura, Takeshi Irita, and Shintaro Kawata "Pattern distortion of the stencil reticle caused by stress of silicon membrane and resist on the reticle", Proc. SPIE 4688, Emerging Lithographic Technologies VI, (1 July 2002); https://doi.org/10.1117/12.472352
Lens.org Logo
CITATIONS
Cited by 1 scholarly publication.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Reticles

Silicon

Semiconducting wafers

Photoresist processing

Optical lithography

Image processing

Finite element methods

RELATED CONTENT

EPL technology development
Proceedings of SPIE (August 01 2002)
Assessment of high contrast G and I line resists...
Proceedings of SPIE (June 01 1990)
Impact of mask errors on full chip error budgets
Proceedings of SPIE (July 26 1999)
Advances In 1:1 Optical Lithography
Proceedings of SPIE (January 01 1987)
Device analysis a way to reduce patterning cost at...
Proceedings of SPIE (December 06 2004)

Back to Top