You have requested a machine translation of selected content from our databases. This functionality is provided solely for your convenience and is in no way intended to replace human translation. Neither SPIE nor the owners and publishers of the content make, and they explicitly disclaim, any express or implied representations or warranties of any kind, including, without limitation, representations and warranties as to the functionality of the translation feature or the accuracy or completeness of the translations.
Translations are not retained in our system. Your use of this feature and the translations is subject to all use restrictions contained in the Terms and Conditions of Use of the SPIE website.
16 August 2002Measuring and assessing printability of reticle pinhole defects
Reticle pinhole defects below 200nm are problematic from several standpoints. The wafer manufacturer presents a specification to the reticle producer, who in turn charges the inspection tool vendors with the task of detecting pinholes of a given size. The measurement of these pinholes, especially on programmed defect test masks, becomes critical to the success of this flow. Measuring the size of these small pinholes using the current SEM method often produces inconsistent results when compared to pinhole printability. Early studies have suggested that since the SEM measures only the top surface of the pinhole, the measurement does not account for edge wall angle and partial filling which reduces the pinhole transmission and subsequent printability. This investigation focuses on several transmitted light approaches for reticle pinhole measurement on programmed defect masks. An attempt to correlate these methods back to traditional SEM and optical sizing methods will also be attempted.
The alert did not successfully save. Please try again later.
Darren Taylor, Anthony Vacca, Larry S. Zurbrick, William H. Broadbent, Peter Fiekowsky, "Measuring and assessing printability of reticle pinhole defects," Proc. SPIE 4764, 18th European Conference on Mask Technology for Integrated Circuits and Microcomponents, (16 August 2002); https://doi.org/10.1117/12.479355