Paper
21 November 2002 Study of Thread Level Parallelism in a Video Encoding Application for Chip Multiprocessor Design
Eric Debes, Greg Kaine
Author Affiliations +
Abstract
In media applications there is a high level of available thread level parallelism (TLP). In this paper we study the intra TLP in a video encoder. We show that a well-distributed highly optimized encoder running on a symmetric multiprocessor (SMP) system can run 3.2 faster on a 4-way SMP machine than on a single processor. The multithreaded encoder running on an SMP system is then used to understand the requirements of a chip multiprocessor (CMP) architecture, which is one possible architectural direction to better exploit TLP. In the framework of this study, we use a software approach to evaluate the dataflow between processors for the video encoder running on an SMP system. An estimation of the dataflow is done with L2 cache miss event counters using Intel® VTuneTM performance analyzer. The experimental measurements are compared to theoretical results.
© (2002) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Eric Debes and Greg Kaine "Study of Thread Level Parallelism in a Video Encoding Application for Chip Multiprocessor Design", Proc. SPIE 4790, Applications of Digital Image Processing XXV, (21 November 2002); https://doi.org/10.1117/12.452439
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Computer programming

Video

Motion estimation

Image processing

Video processing

Chemical mechanical planarization

Digital video discs

Back to Top