Paper
2 July 2002 Constraint directed CAD tool for automatic latency-optimal implementation of 1-D and 2-D Fourier transforms
J. Gregory Nash
Author Affiliations +
Proceedings Volume 4867, Reconfigurable Technology: FPGAs and Reconfigurable Processors for Computing and Communications IV; (2002) https://doi.org/10.1117/12.455338
Event: ITCom 2002: The Convergence of Information Technologies and Communications, 2002, Boston, MA, United States
Abstract
A specialized CAD tool is described that will take a user's high level code description of a non-uniform affinely indexed algorithm and automatically generate abstract latency-optimal systolic arrays. Emphasis has been placed on ease of use and the ability to either force conformation to specific design criteria or perform unconstrained explorations. How such design goals are achieved is illustrated in the context of LU decomposition and the matrix Lyapunov equation. The tool is then used to generate new 1-D and 2-D hardware efficient systolic arrays for the discreet Fourier transform that take advantage of the use of the radix-4 matrix decomposition.
© (2002) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
J. Gregory Nash "Constraint directed CAD tool for automatic latency-optimal implementation of 1-D and 2-D Fourier transforms", Proc. SPIE 4867, Reconfigurable Technology: FPGAs and Reconfigurable Processors for Computing and Communications IV, (2 July 2002); https://doi.org/10.1117/12.455338
Lens.org Logo
CITATIONS
Cited by 2 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Computer aided design

Matrices

Fourier transforms

Field programmable gate arrays

Chemical elements

Curium

Evolutionary algorithms

RELATED CONTENT

A Tree Architecture For The Symmetric Eigenproblem
Proceedings of SPIE (November 28 1983)
A Novel MVDR Beamforming Algorithm
Proceedings of SPIE (January 21 1988)
Pulse-coupled neural network implementation in FPGA
Proceedings of SPIE (March 25 1998)
Wavelet transform on parallel SIMD architectures
Proceedings of SPIE (August 27 1993)

Back to Top