Translator Disclaimer
27 December 2002 Reticle Defect Management Solutions for a Wafer Fab
Author Affiliations +
ASIC companies face consistent pressure to reduce cost, improve quality, and decrease the time to production for reticles used in integrated circuit fabrication. In order to meet these objectives, the Reticle Engineering group at LSI Logic has developed an efficient and accurate defect control methodology. Three case studies in this paper highlight a unique defect management strategy. The scenarios describe rejecting a reticle to the vendor, releasing a reticle to the fab while deeming a defect innocuous, and tracking a reticle through production with a known yield impacting defect. The defect management solutions highlighted in this paper include a web based defect classification and disposition system to supplement the Lasertec MD2000 die to die inspection tool, virtual inking of affected die, and a production process flow for defect verification on silicon wafer prints. Quantitative results are shown, illustrating the elimination of vendor induced repeaters, improvements in baseline defect density, and improved cycle time for defect analysis and inspection flows.
© (2002) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Robert C. Muller, Glen W. Scheid, and Neal P. Callan "Reticle Defect Management Solutions for a Wafer Fab", Proc. SPIE 4889, 22nd Annual BACUS Symposium on Photomask Technology, (27 December 2002);

Back to Top