Translator Disclaimer
21 April 2003 0.25-μm technology arithmetic codec for mobile multimedia communicators
Author Affiliations +
Proceedings Volume 5117, VLSI Circuits and Systems; (2003)
Event: Microtechnologies for the New Millennium 2003, 2003, Maspalomas, Gran Canaria, Canary Islands, Spain
Low power dissipation is a must when dealing with mobile devices due to the influence related to its weight and hence, its portability. In this paper, the implementation of a 0.25 mm technology arithmetic codec with a good power/area/performance trade-off is presented. One of the key aspects introduced in order to obtain good performance is the fact of using low precision arithmetic rather than full precision, allowing the elimination of multiplications and divisions needed in order to process symbols and coefficients. These operations are replaced by shift/add operations, minimizing the complexity of the algorithm and improving the encoding and decoding process. The chip has been described in a high level language, ensuring its portability to other technologies. The implementation gives as result a 25 mm2 chip, pads included, with a total power dissipation of 300 mW and a frequency of operation of 10 MHz.
© (2003) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Alberto Alvarez, Sebastian Lopez, Jose Fco. Lopez, and Roberto Sarmiento "0.25-μm technology arithmetic codec for mobile multimedia communicators", Proc. SPIE 5117, VLSI Circuits and Systems, (21 April 2003);


Back to Top