Translator Disclaimer
21 April 2003 Mapping of real-time and low-cost super-resolution algorithms onto a hybrid video encoder
Author Affiliations +
Proceedings Volume 5117, VLSI Circuits and Systems; (2003)
Event: Microtechnologies for the New Millennium 2003, 2003, Maspalomas, Gran Canaria, Canary Islands, Spain
This paper focuses on the mapping of low-cost and real-time super-resolution (SR) algorithms onto SOC (System-On-Chip) platforms in order to achieve high-quality image improvements. Low-cost constraints are accomplished by avoiding the need for specific SR hardware, by re-using a video encoder architecture. Only small modifications are needed for: the motion estimator, the motion compensator, image loop memory, etc. This encoder can be used either in compression mode or in SR mode. This video encoder together with the new SR features constitutes an IP block inside Philips Research, upon which several SOC platforms are being developed. Although this SR algorithm has been implemented on an encoder architecture developed by Philips Research it can be easily mapped upon other hybrid video encoder platforms. The results show important improvements in the image quality. Based on these results, some generalizations can be made about the impact of the sampling process on the quality of the super-resolution image.
© (2003) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Gustavo Marrero Callico, Rafael Peset Llopis, Antonio Nunez, and Ramanathan Sethuraman "Mapping of real-time and low-cost super-resolution algorithms onto a hybrid video encoder", Proc. SPIE 5117, VLSI Circuits and Systems, (21 April 2003);

Back to Top