Paper
20 August 2004 Achieving 65-nm design rule dry etch performance: a study of CD bias, uniformity, and linearity on binary chrome photomasks
Author Affiliations +
Abstract
To overcome the resolution limits of the current generation of steppers, mask makers are forced to include an ever-growing number of OPC features on 65 nm node masks. Although lithography techniques have improved significantly in the last five years, they have not kept pace with the needs of 65 nm technology. To produce viable OPC features at the 65 nm node, the etch process must be capable of accurately defining on the mask features as small as 100 nm. The etch must also show reasonable linearity to prevent distortion of the primary features. To this end, a four factor, irregular fraction factorial design was performed using a 4th generation mask etch system. The factors in this design include RIE power, RIE coupling efficiency, ICP power, and pressure. These factors were selected for their influence on CD bias, CD uniformity, and CD linearity. The results of this design will be presented, along with an optimized solution. This solution is demonstrated on an asymmetric test pattern representative of logic or ASIC devices, as well as an evenly loaded pattern more representative of memory devices.
© (2004) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Jason Plumhoff, Chris Constantine, and Brad H. Reelfs "Achieving 65-nm design rule dry etch performance: a study of CD bias, uniformity, and linearity on binary chrome photomasks", Proc. SPIE 5446, Photomask and Next-Generation Lithography Mask Technology XI, (20 August 2004); https://doi.org/10.1117/12.557706
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Etching

Photomasks

Reactive ion etching

Chromium

Critical dimension metrology

Dry etching

Optical proximity correction

RELATED CONTENT

Application of HT-PSM to 180-nm logic devices
Proceedings of SPIE (December 18 1998)
Dry etching of Cr layer and its loading effect
Proceedings of SPIE (September 05 2001)
The MEEF shall inherit the Earth
Proceedings of SPIE (September 14 2001)
Analysis of dry etch loading effect in mask fabrication
Proceedings of SPIE (March 11 2002)
Optical proximity correction for 0.15-um-rule memory devices
Proceedings of SPIE (December 18 1998)

Back to Top