Translator Disclaimer
23 December 2004 Design and analysis of real-time wavefront processor
Author Affiliations +
Latency of wavefront processor is an important factor of closed loop adaptive optical systems. For an adaptive optical system using Shack-Hartmann wave-front sensing and point beam, by ways of task queue, subtask arithmetic decomposition and subtask structure design, a multi-processors structure based on moder parallelism theory is built to realize a pipeline of wavefront gradient, wavefront reconstruction and wavefront control. By traits of field programmable gate array(FPGA) and digital signal processor(DSP), a pipeline wavefront processor based on FPGA+DSP structure is built with highly real-time performance. Clocks of FPGA and DSP, “age” of correctors are primary sources of this wavefront processor’s latency. For a 61-element adaptive optical system whose sampling frequency is 2900HZ, latency of this wavefront processor is less than 100us.
© (2004) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Luchun Zhou, Chunhong Wang, Mei Li, and Wenhan Jiang "Design and analysis of real-time wavefront processor", Proc. SPIE 5639, Adaptive Optics and Applications III, (23 December 2004);

Back to Top