SoC: simulation and damping of power supply noise

Jurgen Rauscher; Hans-Jörg Pfleiderer

doi:10.1117/12.582345

28 February 2005 SoC: simulation and damping of power supply noise

Jurgen Rauscher, Hans-Jörg Pfleiderer

Proceedings Volume 5649, Smart Structures, Devices, and Systems II; (2005) https://doi.org/10.1117/12.582345
Event: Smart Materials, Nano-, and Micro-Smart Systems, 2004, Sydney, Australia

Abstract

The analysis of full-chip IR and di/dt drop as well as package and on-chip resonance is very important for the system-on-chip design. Algorithms to optimize power distribution networks (PDNs) iteratively require fast methods to estimate the power supply noise. Additionally an efficient way to provide the complex input data for such a simulation is required. The simulation method used is based on a macromodel of the off-chip power supply and a 2D signal line model of the on-chip PDN. The on-chip PDN gets discretized in 2D signal line cells. We use admittance functions in each direction instead of resistances and inductances for these cells. Therefore, the frequency dependence due to the multiple return paths in different layers and further high frequency effects can be incorporated. One of the merits of this approach is that these admittance functions, which may vary all over the chip, can be efficiently calculated with a model order reduction algorithm directly from a Partial Element Equivalent Circuit (PEEC) model. The currents of the nonlinear devices are modeled as time varying current sources in parallel to capacitances and conductances. We use a fast transient simulation algorithm closely related to the Finite-Difference Time-Domain schemes to simulate the model. The method is well suited for iterative design improvements and irregular power grids. Combining the macromodel of the off-chip PDN with the reduced order model of the IC we investigate the effect of damping resistors and the possibility to optimize the power integrity by increasing the damping resistors.

Citation Download Citation

Jurgen Rauscher and Hans-Jörg Pfleiderer "SoC: simulation and damping of power supply noise", Proc. SPIE 5649, Smart Structures, Devices, and Systems II, (28 February 2005); https://doi.org/10.1117/12.582345

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available