Translator Disclaimer
Open Access Paper
30 June 2005 Practical considerations for real-time super-resolution implementation techniques over video coding platforms (Keynote Address)
Author Affiliations +
Proceedings Volume 5837, VLSI Circuits and Systems II; (2005) https://doi.org/10.1117/12.608322
Event: Microtechnologies for the New Millennium 2005, 2005, Sevilla, Spain
Abstract
This paper addresses practical considerations for the implementation of algorithms developed to increase the image resolution from a video sequence by using techniques known in the specialized literature as super-resolution (SR). In order to achieve a low-cost implementation, the algorithms have been mapped onto a previously developed video encoder architecture. By re-using such architecture and performing only slight modifications on it, the need for specific, and usually high-cost, SR hardware is avoided. This modified encoder can be used either in native compression mode or in SR mode, where SR can be used to increase the image resolution over the sensor limits or as a smart way to perform electronic zoom, avoiding the use of high-power demanding mechanical parts. Two SR algorithms are presented and compared in terms of execution time, memory usage and quality. These algorithms features are analyzed from a real-time implementation perspective. The first algorithm follows an iterative scheme while the second one is a modified version where the iterative behavioural has been broken. The video encoder together with the new SR features constitutes an IP block inside Philips Research, upon which several System on Chip (SoC) platforms are being developed.
© (2005) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Gustavo M. Callico, Sebastian Lopez, Rafael Peset Llopis, Ramanathan Sethuraman, Antonio Nunez, Jose Fco. Lopez, Margarita Marrero, and Roberto Sarmiento "Practical considerations for real-time super-resolution implementation techniques over video coding platforms (Keynote Address)", Proc. SPIE 5837, VLSI Circuits and Systems II, (30 June 2005); https://doi.org/10.1117/12.608322
PROCEEDINGS
15 PAGES


SHARE
Advertisement
Advertisement
Back to Top