Translator Disclaimer
3 January 2006 Silicon dry etching profile control by RIE at room temperature for MEMS applications
Author Affiliations +
Work is focused on the study and control of anisotropic silicon etching profiles by using conventional room temperature RIE system with SF6/O2 chemistry. The main process parameters of etching are considered in order to achieve high etching rate, high anisotropy, high aspect ratio, good selectivity, and all this achieved with good homogeneity and repeatability. High anisotropic etching profile, resulting in undercut less than 1.5 μm, aspect ratio higher than 10 and selectivity to oxide of 80 are obtained for 40 μm depth and 3.5 μm wide squared etched pillars. We determined that 29 % content of oxygen in total gas flow is optimal. Silicon and oxide etching rate and selectivity in dependence of total gas flow and gas flow ratio were investigated. Typically, silicon etching rate of 1.6 μm/min, oxide etching rate of 20 nm/min and selectivity of 80 were obtained. Due to the effect of load dependency of etching process, empirical dependence between load and etching rate was determined. Positive RIE lag is observed at etching high aspect ratio trenches. Etched trenches of 6 μm width (aspect ratio less than 7) revealed negligible influence of pressure on aspect ratio dependent etching, for etching performed at pressure 60 or 100 mtorr.
© (2006) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
D. Vrtacnik, D. Resnik, U. Aljancic, M. Mozek, and S. Amon "Silicon dry etching profile control by RIE at room temperature for MEMS applications", Proc. SPIE 6037, Device and Process Technologies for Microelectronics, MEMS, and Photonics IV, 603720 (3 January 2006);


A New Mid-UV Resist With Oxygen Plasma Resistance
Proceedings of SPIE (January 30 1989)
Entrenched Metal Liftoff Using A Novel Bilayer Process
Proceedings of SPIE (January 30 1990)
High Rate And Selective Reactive Ion Etching Of Polysilicon
Proceedings of SPIE (January 30 1990)
Silicon microhole array prepared by ICP
Proceedings of SPIE (December 30 2004)

Back to Top