Paper
15 March 2006 Predictive focus exposure modeling (FEM) for full-chip lithography
Author Affiliations +
Abstract
To minimize or eliminate lithography errors associated with optical proximity correction, integrated circuit manufacturers need an accurate, predictive, full-chip lithography model which can account for the entire process window (PW). We have validated the predictive power of a novel focus-exposure modeling methodology with wafer data collected across the process window at multiple customer sites. Tachyon Focus-Exposure Modeling (FEM) first-principle, physics-driven simulations deliver accurate and predictive full-chip lithography modeling for producing state-of-the-art circuits.
© (2006) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Luoqi Chen, Yu Cao, Hua-yu Liu, Wenjin Shao, Mu Feng, and Jun Ye "Predictive focus exposure modeling (FEM) for full-chip lithography", Proc. SPIE 6154, Optical Microlithography XIX, 61541T (15 March 2006); https://doi.org/10.1117/12.656891
Lens.org Logo
CITATIONS
Cited by 8 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Finite element methods

Data modeling

Calibration

Lithography

Optical proximity correction

Semiconducting wafers

Photomasks

RELATED CONTENT

OPC verification considering CMP induced topography
Proceedings of SPIE (September 04 2015)
Hotspot fixing using ILT
Proceedings of SPIE (March 22 2011)
A calibrated photoresist model for pattern prediction
Proceedings of SPIE (April 15 2008)
Separable OPC models for computational lithography
Proceedings of SPIE (May 19 2008)
Resist development modeling for OPC accuracy improvement
Proceedings of SPIE (March 16 2009)
Large scale model of wafer topography effects
Proceedings of SPIE (March 22 2011)

Back to Top