Paper
20 March 2006 A novel approach for full-chip SRAF printability check
Author Affiliations +
Abstract
With the critical dimension of IC design decreases dramatically, to meet the yield target of the manufacture process, resolution enhancement technologies become extremely important nowadays. For 90nm technology node and below, sub rule assistant feature (SRAF) are usually employed to enhance the robustness of the micro lithography process. SRAF is really a powerful methodology to push the process limit for given equipment conditions. However, there is also a drawback of the SRAF. It is very hard to predict the printability of the SRAFs, especially when SRAF is applied on full chips. This work is trying to demonstrate a new approach to check the printability of the SRAF on full-chip level. First, we try to capture the lithography process information through real empirical wafer data. Then we try to determine the margin of the conditions for which SRAFs can be printed out on the wafer. Based on all the information, we can then apply full chip optical rule check (ORC) to check the printability of SRAF. By this approach, the printout risk of the SRAF can be reduced effectively with acceptable time consuming.
© (2006) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Chi-Yuan Hung, Liguo Zhang, and Qingwei Liu "A novel approach for full-chip SRAF printability check", Proc. SPIE 6154, Optical Microlithography XIX, 615438 (20 March 2006); https://doi.org/10.1117/12.654113
Lens.org Logo
CITATIONS
Cited by 2 scholarly publications and 1 patent.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
SRAF

Wafer-level optics

Lithography

Semiconducting wafers

Optical proximity correction

Resolution enhancement technologies

Process modeling

RELATED CONTENT

32nm design rule and process exploration flow
Proceedings of SPIE (October 17 2008)
Model based SRAF insertion check with OPC verify tools
Proceedings of SPIE (May 20 2006)
Illumination optimization for 65nm technology node
Proceedings of SPIE (October 20 2006)
MEEF-based mask inspection
Proceedings of SPIE (December 06 2004)

Back to Top