Translator Disclaimer
14 March 2006 Silicon IP reuse standards for design for manufacturability
Author Affiliations +
Design for Manufacturability (DFM) has become a major semiconductor topic that spans various issues, including issues related to lithography hardware limitations, and issues related to variability. There is, however, an issue that crosses multiple DFM domains: the need to reuse designed Silicon IP blocks or "cores" across various manufacturing processes. Unfortunately, there are no standards to facilitate the reuse of circuit blocks while addressing the lithography- and variability-related issues. Specifically, there is no clear definition for a user of a core to evaluate "manufacturability" of a core for a set of foundry processes. We present a quantitative DFM standard for Silicon IP reuse, which addresses this problem. This work was done in conjunction with VSIA's DFM team.
© (2006) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Juan Antonio Carballo and Savithri Sundareswaran "Silicon IP reuse standards for design for manufacturability", Proc. SPIE 6156, Design and Process Integration for Microelectronic Manufacturing IV, 615606 (14 March 2006);

Back to Top