Using design intent to qualify and control lithography manufacturing

Jim Vasek; Bill Wilkinson; Al Reich; Cesar Garza; Joyce Zhao; Jim Wiley; Moshe Poyastro; Brian Troy; Youval Nehmadi; Zamir Abraham

doi:10.1117/12.656856

14 March 2006 Using design intent to qualify and control lithography manufacturing

Jim Vasek, Bill Wilkinson, Al Reich, Cesar Garza, Joyce Zhao, Jim Wiley, Moshe Poyastro, Brian Troy, Youval Nehmadi, Zamir Abraham

Author Affiliations +

Proceedings Volume 6156, Design and Process Integration for Microelectronic Manufacturing IV; 61561B (2006) https://doi.org/10.1117/12.656856
Event: SPIE 31st International Symposium on Advanced Lithography, 2006, San Jose, California, United States

Abstract

One of the consequences of low-k₁ lithography is the discrepancy between the intended and the printed pattern, particularly in 2-D structures. Two recent technical developments offer new tools to improve manufacturing predictability, yield and control. The first enabling development provides the ability to identify the exact locations of lithography manufacturing "hot spots" using rigorous full-chip simulation. The second enabling development provides the ability to efficiently measure and characterize these critical locations on the wafer. In this study, hot spots were identified on four critical patterned layers of a 90nm-node production process using the Brion Tachyon 1100 system by comparing the design intent GDS-II database to simulated resist contours. After review and selection, the detected critical locations were sent to the Applied Materials OPC Check system. The OPC Check system created the recipes necessary to automatically drive a VeritySEM CD SEM tool to the hot spot locations on the wafer for measurements and analysis. Using the model-predicted hot spots combined with accurate wafer metrology of critical features enabled an efficient determination of the actual process window, including process-limiting features and manufacturing lithography conditions, for qualification and control of each layer.

Citation Download Citation

Jim Vasek, Bill Wilkinson, Al Reich, Cesar Garza, Joyce Zhao, Jim Wiley, Moshe Poyastro, Brian Troy, Youval Nehmadi, and Zamir Abraham "Using design intent to qualify and control lithography manufacturing", Proc. SPIE 6156, Design and Process Integration for Microelectronic Manufacturing IV, 61561B (14 March 2006); https://doi.org/10.1117/12.656856

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available