Translator Disclaimer
Paper
6 July 2006 Low-noise low-power readout electronics circuit development in standard CMOS technology for 4 K applications
Author Affiliations +
Abstract
In the framework of the Photodetector Array Camera and Spectrometer (PACS) project IMEC designed the Cold Readout Electronics (CRE) for the Ge:Ga far-infrared detector array. Key specifications for this circuit were high linearity, low power consumption and low noise at an operating temperature of 4.2K. We have implemented this circuit in a standard CMOS technology which guarantees high yield and uniformity, and design portability. A drawback of this approach is the anomalous behavior of CMOS transistors at temperatures below 30-40K. These cryogenic phenomena disturb the normal functionality of commonly used circuits. We were able to overcome these problems and developed a library of digital and analog building blocks based on the modeling of cryogenic behavior, and on adapted design and layout techniques. We will present the design of the 18 channel CRE circuit, its interface with the Ge:Ga sensor, and its electrical performance. We will show how the library that was developed for PACS served as a baseline for the designs used in the Darwin-far-infrared detector array, where a cryogenic 180 channel, 30μm pitch, Readout Integrated Circuit (ROIC) for flip-chip integration was developed. Other designs and topologies for low noise and low power applications will be equally presented.
© (2006) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Patrick Merken, Tim Souverijns, Jan Putzeys, Ybe Creten, and Chris Van Hoof "Low-noise low-power readout electronics circuit development in standard CMOS technology for 4 K applications", Proc. SPIE 6275, Millimeter and Submillimeter Detectors and Instrumentation for Astronomy III, 627516 (6 July 2006); https://doi.org/10.1117/12.669972
PROCEEDINGS
8 PAGES


SHARE
Advertisement
Advertisement
Back to Top